A system has been developed, primarily to detect the induced charge deposited on PWC cathodes, which is versatile, fast and has a good signal to noise ratio for signals of 2 10-14 Coulomb input. The amplifier system, which is completely separated from the detector by 950 coaxial cables, is followed by a new charge integrating, version of the SHAM/BADC system developed at SLAC. This SHAM IV system is CAMAC based, allowing for computer calibration of the entire system from amplifier through ADC.
Introduction
A system has been developed whose primary function is to detect and measure the induced charge deposited on PWC cathodes. The system has good bandwidth, low inherent noise and is capable of operating remotely from the proportional chambers at distances of over 10 meters with no significant degradation in performance. The system is partially CAMAC based and allows for computer calibration of each channel from amplifier through ADC. 'Approximately 3000 channels of this system are now in operation at the LASS Spectrometer at SLAC.
The system is comprised of five primary elements:
(a) the input cable; (b) the low noise amplifier, (c) the output cable and its termination, (d) the SHAM IV integrator; and (e) the BADC. The input cablel and the BADC2 have been used in other applications and have been described elsewhere. This paper will emphasize the characteristics and performance of the amplifier and integrator circuits, and the ultimate performance of the system as a whole.
The Input Cable
The input cable (Brand Rex T5563) is a 950 miniature air core ribbon coax whose small size and good frequency response make it ideal for use in our application. A separate ground sheath of aluminum mylar laminate is placed around each cable bundle to provide additional RF shielding. The properties of this cable are summarized in Table I . The proportional chamber amplifier has been designed to give low noise amplification with moderately fast response (less than 10 nsec rise and fall times).
Additionally it has been designed to operate separable from the proportional chamber by cable lengths of up to 10 meters or more. These three requirements tend to be contradictory, viz. good bandwidth, tolerance of input cable capacitance and low noise. To solve these problems, our input stage employs a FET (for low noise)3 in common gate configuration with the dynamic source resistance set equal to the cable characteristic resistance to terminate the cable with minimum reflection. As the input cable is now a terminated transmission line, the typical 50 nsec long chamber pulse into 95Q reaches the amplifier input with minimal broadening due to the effect of this cable. The amplifier, therefore, retains all the time information inherent to proportional devices. 0018-9499/81/0200-0465$00.75©1981 IEEE 
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The FET drain resistance, 1 kQ in ratio to the cable resistance (95Q) gives the voltage gain of the first stage, approximately 10. The FET is followed by an emitter follower and a video amplifier (pA733) set to a voltage gain of "50 (differential) for a total gain of 500 (differential). The emitter follower is used to allow the input resistance of the video amplifier to be small (viz. 200Q) to reduce its output noise and to preserve a good rise time at the FET drain due to the small input capacitance of the emitter follower. The video amplifier input is biased to shift the ±2 volt output range to -0.5-*3.5V and +0.5 -3.5V on its two complimentary outputs, allowing a 0+7 volt (differential) output voltage range. Cascaded emitter follower drivers are employed on each output to drive the twisted pair line. The output is AC coupled with large (10 pfd) capacitors to avoid base line shifts due to multiple hits within one SLAC beam pulse (1.6 ,usec).
This amplifier can be used to service either polarity input signals by the manipulation of 3 jumpers/ channel provided on the PC board. The amplifiers are packaged 16 per PC board and 16 PC boards per crate. Each amplifier card has circuitry for generating the analog sum of eight adjacent channels (2 circuits per card) and circuitry to provide a digital output (TTL) if the analog sum pulse height is greater than an adjustable value. Table II summarizes the amplifier specifi- cations.
On each card, the capability is provided to strobe a voltage step function onto a precision 5 pf capacitor at the input to each amplifier for computer calibration of the entire system. Alternate channels can be calibrated separately. Figure 2 is a combination block diagram and schematic representation of the calibrate circuitry. 
The Output Cable
The output cable is designed by Belden to our specifications. Each cable consists of 32 twisted pair of #24 AWG wire. Each pair is separately shielded with a polyester/foil type shield containing a drain wire.
The entire ensemble is similarly shielded with a group shield and drain. One cable services 2 amplifier cards and one SHAM IV unit. The cable has a characteristic impedance of 519 and a velocity of propagation of 0.559 c. The cable provides the dual function of transmitting the signal to the SHAM IV and providing the electrical delay necessary to time these signals into coincidence with the event gate. A cable length of 70.5 meters is necessary to establish the coincidence. Passing a signal through a long cable has the unfortunate side effect of dispersing it. To counter this, a termination circuit shown in Fig. 4(a) is used on each channel. Figures 4(b)-4(d) show the effect on pulse height and width of this circuit. It can be seen that this circuit restores the width of our pulse but at the expense of pulse height. Mot shown, however, is a signal to noise degradation of the system by about 50% due to the necessity of using this circuit.
The SHAM IV
The SHAM/BADC system has been in use at SLAC for many years.4 The system as designed, receives 32 channels of analog information, stores it and presents it to an analog multiplexer. Each module is a single width CAMAC module. Twenty modules can be accommodated within one crate. The modules within each crate are A single channel schematic of the termination network. The signal pulse at the amplifier driving 519. The signal pulse after 70.5 meters of cable into 51SI. The signal pulse after the cable and properly terminated.
scanned by an autonomous controller containing a single ADC, memory and arithmetic capability for offset, gain, and linearity corrections. The SHAM IV module designed for use in LASS is a fast charge integrator. Pulses in the range of 0-300 mV (differential) and approximately 50 nsec wide at the base line are received, amplified, and a charge proportional to the integrated area under the pulse stored on a FET-isolated, 100 pf storage capacitor, provided only that the pulse fall within the "event" gate, which can be as narrow as 100 nsec. The reset pulse, which precedes the event gate, shorts the storage capacitor to ground just prior to the integration process. This pulse can also be used to abort an event and rearm the SHAM to accept a second pulse within the SLAC beam spill. This pulse then drives a bootstrapped current source Q2 and Q3A,B. The pulse current is determined by this amplified input pulse amplitude at the base of Q2 and by the emitter resistor Rll. The bootstrap circuit Q3A,B provides positive feedback to the collector of Q2 thereby raising the effective impedance of R12 to 2 100 kQ. AC coupling capacitors C2 and C3 are chosen to limit bandwidth and thereby reduce noise. Q4 is a shunt switch which grounds the pulsed current source whenever the integrator gate is in the non conducting (high Z) state. This reduces feedthrough to the storage capacitor of spurious input pulses which might occur just ahead of the integration gate time. Q5B is Table III . A photograph of a SHAM IV is presented in Fig. 6 . 
